mirror of
https://github.com/sipeed/LicheeRV-Nano-Build.git
synced 2026-09-11 05:09:56 -05:00
build: weekly-rls-2024-01-05
[feat](clock): add tpu init config for fsbl Change-Id: I2ecaafada63642c5fdecdd407cff2346ed47e212
This commit is contained in:
@@ -40,4 +40,3 @@ CONFIG_ENABLE_FREERTOS=y
|
||||
CONFIG_ENABLE_RTOS_DUMP_PRINT=y
|
||||
CONFIG_DUMP_PRINT_SZ_IDX=17
|
||||
CONFIG_TARGET_PACKAGE_NTP=y
|
||||
CONFIG_OD_CLK_SEL=y
|
||||
|
||||
@@ -44,4 +44,3 @@ CONFIG_TARGET_PACKAGE_NTP=y
|
||||
CONFIG_ENABLE_FREERTOS=y
|
||||
CONFIG_ENABLE_RTOS_DUMP_PRINT=y
|
||||
CONFIG_DUMP_PRINT_SZ_IDX=17
|
||||
CONFIG_OD_CLK_SEL=y
|
||||
@@ -25,6 +25,7 @@ fsbl%: export FSBL_SECURE_BOOT_SUPPORT=${CONFIG_FSBL_SECURE_BOOT_SUPPORT}
|
||||
fsbl%: export ARCH=$(call qstrip,${CONFIG_ARCH})
|
||||
fsbl%: export OD_CLK_SEL=${CONFIG_OD_CLK_SEL}
|
||||
fsbl%: export VC_CLK_OVERDRIVE=${CONFIG_VC_CLK_OVERDRIVE}
|
||||
fsbl%: export TPU_PERF_MODE=${CONFIG_CHIP_cv1812cp}
|
||||
fsbl-build: u-boot-build memory-map
|
||||
$(call print_target)
|
||||
${Q}mkdir -p ${FSBL_PATH}/build
|
||||
|
||||
Reference in New Issue
Block a user